

DESCRIPTION

The LCDA series of TVS arrays are designed to protect sensitive electronics from damage or latch-up due to ESD and other voltage-induced transient events. Each device will protect two high-speed lines. They are available with operating voltages of 5V, 12V, 15V and 24V. They are bidirectional devices and may be used on lines where the signal polarities are above and below ground.


TVS diodes are solid-state devices designed specifically for transient suppression. They offer desirable characteristics for board level protection including fast response time, low operating and clamping voltage and no device degradation. The LCDA series devices feature low capacitance compensation diodes in series with standard TVS diodes to provide an integrated, low capacitance solution for use on high-speed interfaces.

The LCDA series devices may be used to meet the immunity requirements of IEC 1000-4-2, level 4.

ORDERING INFORMATION

Part Number	Working Voltage	Qty per Reel	Reel Size
LCDA05.TB	5V	500	7"
LCDA05.TE	5V	2,500	13"
LCDA12.TB	12V	500	7"
LCDA12.TE	12V	2,500	13"
LCDA15.TB	15V	500	7"
LCDA15.TE	15V	2,500	13"
LCDA24.TB	24V	500	7"
LCDA24.TE	24V	2,500	13"

CIRCUIT DIAGRAM (EACH LINE PAIR)



FEATURES

- Transient protection for high-speed data lines to **IEC 1000-4-2 (ESD) 15kV (air), 8kV (contact)**
- **IEC 1000-4-4 (EFT) 40A (tp = 5/50ns)**
- **IEC 1000-4-5 (Lightning) 24A (tp = 8/20µs)**
- Small package for use in portable electronics
- Protects two I/O lines
- Low capacitance for high-speed data lines
- Working voltages: 5V, 12V, 15V and 24V
- Low leakage current
- Low operating and clamping voltages
- Solid-state silicon avalanche technology


MECHANICAL CHARACTERISTICS

- JEDEC MS-012AA small outline package
- Molding compound flammability rating: UL 94V-0
- Marking : Part Number, Logo, Date Code
- Packaging : Tape and Reel per EIA 481

APPLICATIONS

- High-Speed Data Lines
- Microprocessor Based Equipment
- Universal Serial Bus (USB) Port Protection
- Notebooks, Desktops, & Servers
- Portable Instrumentation
- LAN/WAN Equipment
- Peripherals

SCHEMATIC & PIN CONFIGURATION



Revised - December 16, 1998

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Peak Pulse Power (tp = 8/20μs)	P _{pk}	300	Watts
Lead Soldering Temperature	T _L	260 (10 sec.)	°C
Operating Temperature	T _J	-55 to +125	°C
Storage Temperature	T _{STG}	-55 to +150	°C

ELECTRICAL CHARACTERISTICS

LCDA05						
Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Units
Reverse Stand-Off Voltage	V _{RWM}				5	V
Reverse Breakdown Voltage	V _{BR}	I _t = 1mA	6			V
Reverse Leakage Current	I _R	V _{RWM} = 5V, T=25°C			20	μA
Clamping Voltage	V _C	I _{PP} = 1A, tp = 8/20μs			9.8	V
Clamping Voltage	V _C	I _{PP} = 5A, tp = 8/20μs			11	V
Junction Capacitance	C _J	Between I/O pins and Gnd V _R = 0V, f = 1MHz			5	pF

LCDA12						
Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Units
Reverse Stand-Off Voltage	V _{RWM}				12	V
Reverse Breakdown Voltage	V _{BR}	I _t = 1mA	13.3			V
Reverse Leakage Current	I _R	V _{RWM} = 12V, T=25°C			1	μA
Clamping Voltage	V _C	I _{PP} = 1A, tp = 8/20μs			19	V
Clamping Voltage	V _C	I _{PP} = 5A, tp = 8/20μs			24	V
Junction Capacitance	C _J	Between I/O pins and Gnd V _R = 0V, f = 1MHz			5	pF





Revised - December 16, 1998

ELECTRICAL CHARACTERISTICS

LCDA15						
Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Units
Reverse Stand-Off Voltage	V_{RWM}				15	V
Reverse Breakdown Voltage	V_{BR}	$I_t = 1\text{mA}$	16.7			V
Reverse Leakage Current	I_R	$V_{RWM} = 15\text{V}, T=25^\circ\text{C}$			1	μA
Clamping Voltage	V_C	$I_{PP} = 1\text{A}, t_p = 8/20\mu\text{s}$			24	V
Clamping Voltage	V_C	$I_{PP} = 5\text{A}, t_p = 8/20\mu\text{s}$			30	V
Junction Capacitance	C_j	Between I/O pins and Gnd $V_R = 0\text{V}, f = 1\text{MHz}$			5	pF

LCDA24						
Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Units
Reverse Stand-Off Voltage	V_{RWM}				24	V
Reverse Breakdown Voltage	V_{BR}	$I_t = 1\text{mA}$	26.7			V
Reverse Leakage Current	I_R	$V_{RWM} = 24\text{V}, T=25^\circ\text{C}$			1	μA
Clamping Voltage	V_C	$I_{PP} = 1\text{A}, t_p = 8/20\mu\text{s}$			43	V
Clamping Voltage	V_C	$I_{PP} = 5\text{A}, t_p = 8/20\mu\text{s}$			55	V
Junction Capacitance	C_j	Between I/O pins and Gnd $V_R = 0\text{V}, f = 1\text{MHz}$			5	pF

Revised - December 16, 1998

TYPICAL CHARACTERISTICS
Non-Repetitive Peak Pulse Power vs. Pulse Time

Power Derating Curve

Pulse Waveform

ESD Pulse Waveform (Per IEC 1000-4-2)

IEC 1000-4-2 Discharge Parameters

Level	First Peak Current (A)	Peak Current at 30ns (A)	Peak Current at 60ns (A)	Test Voltage (Contact Discharge) (kV)	Test Voltage (Air Discharge) (kV)
1	7.5	4	8	2	2
2	15	8	4	4	4
3	22.5	12	6	6	8
4	30	16	8	8	15

Revised - December 16, 1998

APPLICATIONS INFORMATION

Device Connection for Protection of Two High-Speed Data Lines

The LCDAx is designed to protect up to two high-speed data lines. The LCDAx utilizes a low capacitance compensation diode in series with, but in opposite polarity to a TVS diode in each line. The resulting capacitance is less than 5pF per line. Each line will only suppress transient events in one polarity. Therefore, to achieve protection in both positive and negative polarity, a second TVS/rectifier pair is connected in anti-parallel to the first. Pins 1, 2, 7, and 8 are used to protect one data line. Pins 3, 4, 5, and 6 are used to protect the second data line.

The device is connected as follows:


- Pins 1 & 2 are tied together and pins 7 & 8 are tied together providing the protection circuit for one I/O line. Pins 3 & 4 are tied together and pins 5 & 6 are tied together providing the protection circuit for the second I/O line. Since the device is electrically symmetrical, either side of the connected pairs may be used to protect the lines. The other side of the pair is used to make the ground connection. The ground connections should be made directly to the ground plane for best results. The path length is kept as short as possible to reduce the effects of parasitic inductance in the board traces.

Circuit Board Layout Recommendations for Suppression of ESD.


Good circuit board layout is critical for the suppression of ESD induced transients. The following guidelines are recommended:

- Place the TVS near the input terminals or connectors to restrict transient coupling.
- Minimize the path length between the TVS and the protected line.
- Minimize all conductive loops including power and ground loops.
- The ESD transient return path to ground should be kept as short as possible.
- Never run critical signals near board edges.
- Use ground planes whenever possible.



LCDA Connection Diagram




I/O Line Protection



Connection Options



Revised - December 16, 1998

OUTLINE DRAWING SO-8

LAND PATTERN SO-8
